Open Logic | Poke

Open Logic @[email protected]

2.8K subscribers - no pronouns :c

More from this channel (soon)

Videos Shorts Playlists

Recently Uploaded Popular Oldest

How Semiconductor PN Junction Works

How Semiconductor Works

DRAM 05 - General Read and Write Operation on DDR Channel

Writing SV UVM Testbench 04 - Enabling UVM / Hello World in UVM

Multiplexer and Demultiplexer

SystemVerilog Tutorial in 5 Minutes 20 - Package

Writing SV UVM Testbench 03 - Testbench with Classes

DRAM 04 - DIMM, Rank and Channel

SystemVerilog Tutorial in 5 Minutes 16a - Non Blocking Assignment

Writing SV UVM Testbench 02 - Simple Directed Test

DRAM 03 - Memory Arrays

Writing SV UVM Testbench 01 - Design and Specification

DRAM 02 - DRAM vs SRAM

DRAM 01 - Introduction and Memory Cell Operation

Open Logic Intro

SystemVerilog Tutorial in 5 Minutes 19 - Compiler Directives

SystemVerilog Tutorial in 5 Minutes 18 - Cross Modules Reference

SystemVerilog Tutorial in 5 Minutes - 17a Concurrent Assertions

SystemVerilog Tutorial in 5 Minutes - 17 Assertion and Property

5分钟SystemVerilog - 01 简介

SystemVerilog Tutorial in 5 Minutes - 16 Program & Scheduling Semantics

SystemVerilog Tutorial in 5 Minutes - 15 virtual interface

SystemVerilog Tutorial in 5 Minutes - 14 interface

SystemVerilog Tutorial in 5 Minutes - 13a coverpoint bins

SystemVerilog Tutorial in 5 Minutes - 13 covergroup and coverpoint

SystemVerilog Tutorial in 5 Minutes - 12e Class Polymorphism

SystemVerilog Tutorial in 5 Minutes - 12d Class Inheritance

SystemVerilog Tutorial in 5 Minutes - 12c Class Randomization

SystemVerilog Tutorial in 5 Minutes - 10 Threads

SystemVerilog Tutorial in 5 Minutes - 12b Class Pointer

SystemVerilog Tutorial in 5 Minutes - 12a Class Members Attribute

SystemVerilog Tutorial in 5 Minutes - 12 Class Basic

SystemVerilog Tutorial in 5 Minutes - 11 Events

SystemVerilog Tutorial in 5 Minutes - 09a Function and Task Argument Direction

SystemVerilog Tutorial in 5 Minutes - 01 Introduction

SystemVerilog Tutorial in 5 Minutes - 08 Variable Size Array

SystemVerilog Tutorial in 5 Minutes - 01a Hello World

SystemVerilog Tutorial in 5 Minutes - 03 Numerical Variables

SystemVerilog Tutorial in 5 Minutes - 06 Structure

SystemVerilog Tutorial in 5 Minutes - 02 Signals Modelling

SystemVerilog Tutorial in 5 Minutes - 05 String

SystemVerilog Tutorial in 5 Minutes - 07 Fixed Size Array

SystemVerilog Tutorial in 5 Minutes - 04 Enumeration

SystemVerilog Tutorial in 5 Minutes - 09 Function and Task