28:00

Lec 13

45:16

Lec 16

18:11

Lec 15

30:17

Lec 14

28:20

Lec 12

38:33

Lec 11

48:39

Lec 10

26:58

Lec 09

27:55

Lec 08

27:53

Lec 07

29:12

Lec 06

27:54

Lec 05

31:46

Lec 04

31:24

Lec 03

25:56

Lec 02

27:03

Lec 01

10:17

mod08lec42

35:07

VERILOG MODELING OF THE PROCESSOR (PART 1)

30:03

VERILOG MODELING OF THE PROCESSOR (PART 1)

31:26

PIPELINE IMPLEMENTATION OF A PROCESSOR (PART 3)

28:56

PIPELINE IMPLEMENTATION OF A PROCESSOR (PART 2)

26:50

PIPELINE IMPLEMENTATION OF A PROCESSOR (PART 1)

25:04

SWITCH LEVEL MODELING (PART 1)

25:56

SWITCH LEVEL MODDELING (PART 2)

31:01

PIPELINE MODELING (PART 2)

27:34

PIPELINE MODELING (PART 1)

30:27

BASIC PIPELINING CONCEPTS

26:47

MODELING REGISTER BANKS

29:53

MODELING MEMORY

33:23

SOME RECOMMENDED PRACTICES

31:25

SYNTHESIZABLE VERILOG

30:09

DATAPATH AND CONTROLLER DESIGN (PART 3)

26:46

DATAPATH AND CONTROLLER DESIGN (PART 2)

31:55

DATAPATH AND CONTROLLER DESIGN (PART 1)

35:17

MODELING FINITE STATE MACHINES (Contd.)

29:52

MODELING FINITE STATE MACHINES

33:57

WRITING VERILOG TEST BENCHES

28:36

VERILOG TEST BENCH

25:04

BLOCKING / NON-BLOCKING ASSIGNMENTS (PART 4)

31:43

USER DEFINED PRIMITIVES

28:59

BLOCKING / NON-BLOCKING ASSIGNMENTS (PART 3)

27:47

BLOCKING / NON-BLOCKING ASSIGNMENTS (PART 2)

32:50

BLOCKING / NON-BLOCKING ASSIGNMENTS (PART 1)

37:36

PROCEDURAL ASSIGNMENT (EXAMPLES)

31:44

PROCEDURAL ASSIGNMENT (Contd.)

30:12

PROCEDURAL ASSIGNMENT

29:41

VERILOG DESCRIPTION STYLES

36:05

VERILOG MODELING EXAMPLES (Contd)

30:42

VERILOG MODELING EXAMPLES

38:16

VERILOG OPERATORS

27:32

VERILOG LANGUAGE FEATURES (PART 3)

33:33

VERILOG LANGUAGE FEATURES (PART 2)

31:28

VERILOG LANGUAGE FEATURES (PART 1)

28:01

Introduction

31:08

Design Representation

37:40

Getting Started with Verilog

22:56

VLSI Design Styles (Part 1)

28:43

VLSI Design Styles (Part 2)

07:43

Prof. Indranil Sen Gupta